Modules / Lectures
Module NameDownload


Sl.No Chapter Name MP4 Download Transcript Download
1Introduction: Objectives and Pre-requisitesDownloadPDF unavailable
2Review of digital logicDownloadPDF unavailable
3Timing and Power in digital circuitsDownloadPDF unavailable
4Implementation Costs and MetricsDownloadPDF unavailable
5Example: Audio processingDownloadPDF unavailable
6Example: AlexNetDownloadPDF unavailable
7Architecture cost componentsDownloadPDF unavailable
8Examples of ArchitecturesDownloadPDF unavailable
9Multi-objective OptimizationDownloadPDF unavailable
10Number representationDownloadPDF unavailable
11Scientific notation and Floating pointDownloadPDF unavailable
12Basic FIR filterDownloadPDF unavailable
13Serial FIR filter architecturesDownloadPDF unavailable
14Simple programmable architectureDownloadPDF unavailable
15Block diagrams and SFGsDownloadPDF unavailable
16Dataflow GraphsDownloadPDF unavailable
17Iteration periodDownloadPDF unavailable
18FIR filter iteration periodDownloadPDF unavailable
19IIR filter iteration periodDownloadPDF unavailable
20Computation ModelDownloadPDF unavailable
21Constraint analysis for IPB computationDownloadPDF unavailable
22Motivational examples for IPBDownloadPDF unavailable
23General IPB computationDownloadPDF unavailable
24Sample period calculationDownloadPDF unavailable
25Parallel architectureDownloadPDF unavailable
26Odd-even register reuseDownloadPDF unavailable
27Power consumptionDownloadPDF unavailable
28PipeliningDownloadPDF unavailable
29Time-invariant systemsDownloadPDF unavailable
30Valid pipelining examplesDownloadPDF unavailable
31Feedforward cutsetsDownloadPDF unavailable
32Balanced pipelineDownloadPDF unavailable
33Retiming basic conceptDownloadPDF unavailable
34Resource sharing: adder exampleDownloadPDF unavailable
35Changing iteration periodDownloadPDF unavailable
36Hardware assumptions and constraint analysisDownloadPDF unavailable
37Mathematical formulationDownloadPDF unavailable
38Examples with formulationDownloadPDF unavailable
39Example: Biquad filterDownloadPDF unavailable
40Hardware architectureDownloadPDF unavailable
41Review biquad folding setsDownloadPDF unavailable
42Complete biquad hardwareDownloadPDF unavailable
43DEMO: FFT in Vivado HLSDownloadPDF unavailable
44DEMO: FFT synthesisDownloadPDF unavailable
45Obtaining a folding scheduleDownloadPDF unavailable
46ASAP scheduleDownloadPDF unavailable
47Utilization EfficiencyDownloadPDF unavailable
48ALAP scheduleDownloadPDF unavailable
49Iteration period bound and schedulingDownloadPDF unavailable
50Retiming for schedulingDownloadPDF unavailable
51Blocked schedulesDownloadPDF unavailable
52Overlapped schedulesDownloadPDF unavailable
53Improved blocked scheduleDownloadPDF unavailable
54Allocation, Binding and SchedulingDownloadPDF unavailable
55DEMO: Analyze FFT implementationDownloadPDF unavailable
56DEMO: FFT interfaceDownloadPDF unavailable
57Scheduling: problem formulationDownloadPDF unavailable
58Example: differential equation solverDownloadPDF unavailable
59Heuristic approaches to schedulingDownloadPDF unavailable
60Mathematical formulation DownloadPDF unavailable
61ILP formulationDownloadPDF unavailable
62List schedulingDownloadPDF unavailable
63Hardware modelDownloadPDF unavailable
64Force Directed SchedulingDownloadPDF unavailable
65DEMO: HLS on FFTDownloadPDF unavailable
66DEMO: FFT Simulation and OptimizationDownloadPDF unavailable
67DEMO: CPU interfacingDownloadPDF unavailable
68Software CompilationDownloadPDF unavailable
69Optimization ExamplesDownloadPDF unavailable
70Loop optimizations 1DownloadPDF unavailable
71Loop optimizations 2DownloadPDF unavailable
72Loop optimizations 3DownloadPDF unavailable
73Software pipelining 1DownloadPDF unavailable
74Software pipelining 2DownloadPDF unavailable
75FFT OptimizationDownloadPDF unavailable
76Demo: Vivado setupDownloadPDF unavailable
77Background: CPUs and FPGAsDownloadPDF unavailable
78Demo: Vivado HLS FFT IP ExportDownloadPDF unavailable
79Demo: Vivado ILA and VIO on hardwareDownloadPDF unavailable
80Demo: FFT on FPGA boardDownloadPDF unavailable
81Demo: Simulating SoC and SDKDownloadPDF unavailable
82Background: Understanding ELF filesDownloadPDF unavailable