Syllabus  |   Lectures  |   Downloads  |   FAQ  |   Ask a question  |  
Course Co-ordinated by IIT Guwahati
Dr. Santosh Biswas
IIT Guwahati

Prof. Chandan Karfa
IIT Guwahati


Download Syllabus in PDF format

Untitled Document
Digital VLSI Design flow comprises three basic phases: Design, Verification and Test. This course will give a brief overview of the VLSI design flow. The primary emphasis of the course is to introduce the important optimization techniques applied in the Industry level electronic design automation (EDA) tools in the VLSI design flow. This course is unique in the sense that it will give a comprehensive idea about the widely used optimization techniques and their impact the generated hardware.

The outline of the course is as follows:

VLSI Design: Overview of digital VLSI design flow; High-level Synthesis, logic synthesis and physical synthesis and optimization techniques applied in these three steps; Impact of compiler optimization on hardware synthesis, 2-level logic optimization, multi-level logic optimizations, ESPRESSO; Technology Mapping: DSP and RAM inference for FPGA. RTL Optimizations: Area, power and timing optimization techniques like retiming, register balancing, folding. pipelining, and clock gating.

VLSI Test: Introduction to Automatic Test Pattern Generation (ATPG), optimization Techniques for ATPG, design for Testability, optimization Techniques for design for testability, High-level fault modeling, RTL level Testing Verification: LTL and CTL based hardware verification, verification of large systems, binary decision diagram (BDD) based verification, arithmetic decision diagram based (ADD) and high-level decision diagram (HDD) based verification, symbolic model checking, bounded model checking.




Introduction and High-level Synthesis
Lecture 1: Introduction to Digital VLSI Design Flow
Lecture 2: High-level Synthesis (HLS)
Lecture 3: Impact of Compiler Optimizations on HLS
Lecture 4: Heuristic based Optimization Techniques for HLS


Logic Synthesis and Physical Synthesis
Lecture 1: Introduction to Logic Synthesis and Physical Synthesis
Lecture 2: 2-level Logic optimization, multi-level Logic optimizations
Lecture 3: Heuristic based logic optimization: EXPRESSO
Lecture 4: Optimization Techniques for Physical Synthesis
Lecture 5: DSP and RAM inference for FPGA


RTL Optimizations
Lecture 1: Retiming for Clock period minimization
Lecture 2: Register balancing, Folding
Lecture 3: Pipelining, Replication, Clock Gating


VLSI Testing
Lecture 1: Introduction to Digital VLSI Testing, Automatic Test Pattern Generation (ATPG), Design for Testability
Lecture 2 and 3: Optimization Techniques for ATPG
Lecture 4: Optimization Techniques for Design for Testability
Lecture 5: High-level fault modeling
Lecture 6: RTL level Testing


Lecture 1: LTL/CTL based Verification
Lecture 2: Verification of Large Scale Systems
Lecture 3: BDD based verification
Lecture 4: ADD based verification, HDD based verification
Lecture 5: Symbolic Model Checking
Lecture 6: Bounded Model Checking

Basic knowledge of electronic design automation (EDA), digital design

  1. G. De Micheli. Synthesis and optimization of digital circuits, 1st edition, 1994.
  2. N. A. Sherwani, Algorithms for VLSI Physical Design Automation, Bsp Books Pvt. Ltd., 3rd edition, 2005.
  3. D. D. Gajski, N. D. Dutt, A.C.-H. Wu and S.Y.-L. Lin, High-Level Synthesis: Introduction to Chip and System Design, Springer, 1st edition, 1992.
  4. Steve Kilts, Advanced FPGA Design, Wiley, 2007.
  5. Keshab K. Parhi, VLSI Digital Signal Processing Systems, Wiley, 2015.
  6. M. Huth and M. Ryan, Logic in Computer Science modeling and reasoning about systems, Cambridge University Press, 2nd Edition, 2004
  7. Bushnell and Agrawal, Essentials of Electronic Testing for Digital, Memory & Mixed-Signal Circuits, Kluwer Academic Publishers, 2000.



Important: Please enable javascript in your browser and download Adobe Flash player to view this site
Site Maintained by Web Studio, IIT Madras. Contact Webmaster: