Module NameDownloadDescriptionDownload Size
IntroductionIntroductionIntroduction517 kb
Digital System DesignDigital System DesignDigital System Design1900 kb
VHDLVHDLVHDL665 kb
Programmable Logic Devices (PLD)Programmable Logic Devices (PLD)Programmable Logic Devices (PLD)2600 kb
Field Programmable Gate Arrays (FPGAs)Field Programmable Gate Arrays (FPGAs)Field Programmable Gate Arrays (FPGAs)2400 kb

Sl.No Chapter Name English
1Course Contents, ObjectiveDownload
Verified
2Revision of PrerequisiteDownload
Verified
3Design of Synchronous Sequential CircuitsDownload
Verified
4Analysis of Synchronous Sequential CircuitsDownload
Verified
5Top-down DesignDownload
Verified
6Controller DesignDownload
Verified
7Control algorithm and State diagramDownload
Verified
8Case study 1Download
Verified
9Entity, Architecture and OperatorsDownload
Verified
10Concurrency, Data flow and Behavioural modelsDownload
Verified
11Structural Model, SimulationDownload
Verified
12Simulating ConcurrencyDownload
Verified
13Classes and Data typesDownload
Verified
14Concurrent statements and Sequential statementsDownload
Verified
15Sequential statements and LoopsDownload
Verified
16Modelling flip-flops, RegistersDownload
Verified
17Synthesis of Sequential circuitsDownload
Verified
18Libraries and PackagesDownload
Verified
19Operators, Delay modellingDownload
Verified
20Delay modellingDownload
Verified
21VHDL ExamplesDownload
Verified
22VHDL Examples, FSM ClockDownload
Verified
23FSM issues 1Download
Verified
24FSM Issues 2Download
Verified
25FSM Issues 3Download
Verified
26VHDL coding of FSMDownload
Verified
27FSM Issues 4Download
Verified
28FSM Issues 5Download
Verified
29Synchronization 1Download
Verified
30Synchronization 2Download
Verified
31Evolution of PLDsDownload
Verified
32Simple PLDsDownload
Verified
33Simple PLDs: FittingDownload
Verified
34Complex PLDsDownload
Verified
35FPGA IntroductionDownload
Verified
36FPGA Interconnection, Design MethodologyDownload
Verified
37Xilinx Virtex FPGAs CLBDownload
Verified
38Xilinx Virtex Resource Mapping, IO BlockDownload
Verified
39Xilinx Virtex Clock TreeDownload
Verified
40FPGA ConfigurationDownload
Verified
41Altera and Actel FPGAsDownload
Verified
42VHDL Test benchDownload
Verified
43Case study 2Download
Verified
44Case study on FPGA BoardDownload
Verified


Sl.No Language Book link
1EnglishNot Available
2BengaliNot Available
3GujaratiNot Available
4HindiNot Available
5KannadaNot Available
6MalayalamNot Available
7MarathiNot Available
8TamilNot Available
9TeluguNot Available