Module NameDownloadDescriptionDownload Size
Week 1Week 1 Module 1Module 12979 kb
Week 1Week 1 Module 2Module 21594 kb
Week 1Week 1 Module 3Module 31598 kb
Week 1Week 1 Module 4Module 4918 kb
Week 1Week 1 Module 5Module 5756 kb
Week 1Week 1 Module 6Module 6848 kb
Week 2Week 2 Module 7Module 71142 kb
Week 2Week 2 Module 8Module 8670 kb
Week 2Week 2 Module 9Module 9953 kb
Week 2Week 2 Module 10Module 10723 kb
Week 2Week 2 Module 11Module 11683 kb
Week 2Week 2 Module 12Module 12768 kb
Week 3Week 3 Module 13Module 131141 kb
Week 3Week 3 Module14Module141065 kb
Week 3Week 3 Module 15Module 151474 kb
Week 3Week 3 Module 16Module 161635 kb
Week 4Week 4 Module 18Module 18753 kb
Week 4Week 4 Module 19Module 19527 kb
Week 4Week 4 Module 20Module 20646 kb
Week 4Week 4 Module 21Module 21475 kb
Week 5Week 5 Module 23Module 23782 kb
Week 5Week 5 Module 24Module 24936 kb
Week 5Week 5 Module 25Module 25556 kb
Week 5Week 5 Module 26Module 26756 kb
Week 5Week 5 Module 27Module 27838 kb
Week 6Week 6 Module 29Module 29609 kb
Week 6Week 6 Module 30Module 301004 kb
Week 6Week 6 Module 31Module 31863 kb
Week 6Week 6 Module 32Module 32747 kb
Week 6Week 6 Module 33Module 33748 kb
Week 8Week 8 Module 43Module 43963 kb
Week 8Week 8 Module 44Module 44509 kb
Week 8Week 8 Module 45Module 45929 kb
Week 8Week 8 Module 46Module 46474 kb
Week 8Week 8 Module 47Module 47666 kb
Week 9Week 9 Module 48Module 48737 kb
Week 9Week 9 Module 49Module 49719 kb
Week 9Week 9 Module 50Module 50539 kb
Week 9Week 9 Module 51Module 51903 kb
Week 9Week 9 Module 52Module 521099 kb
Week 9Week 9 Module 53Module 53294 kb
Week 9Week 9 Module 54Module 54557 kb
Module NameDownloadDescriptionDownload Size
Week 1Module 3Hand notes392 kb
Week 1Module 5Hand notes163 kb
Week 2Module 9Hand notes427 kb
Week 2Module10-12Hand notes441 kb
Week 3Module 15Hand notes92 kb
Week 3Module 17Hand notes92 kb
Week 4Module 21Hand notes214 kb
Week 5Module 23Hand notes80 kb
Week 5Module 27Hand notes435 kb
Week 6Module 30Hand notes325 kb
Week 6Module 34Hand notes102 kb
Week 7Week 7Hand notes849 kb
Module NameDownloadDescriptionDownload Size
Week 1Quiz 1Quiz 11398 kb
Week 2Quiz 2Quiz 2226 kb
Week 3Quiz 3Quiz 3197 kb
Week 4Quiz 4Quiz 4207 kb
Week 5Quiz 5Quiz 5129 kb
Week 6Quiz 6Quiz 6276 kb
Week 9Quiz 9Quiz 9141 kb

Sl.No Chapter Name English
1IntroductionDownload
To be verified
2Basic Boolean LogicDownload
To be verified
3Boolean TheoremsDownload
To be verified
4Definitions, SoP and PosDownload
To be verified
5Algebraic Minimization ExamplesDownload
To be verified
6Introduction to VerilogDownload
To be verified
7Universality, Rearranging Truth TablesDownload
To be verified
8Karnaugh MapsDownload
To be verified
9K-Map MinimizationDownload
To be verified
10K-Map with Don't caresDownload
To be verified
11Multiple Output FunctionsDownload
To be verified
12Number SystemsDownload
To be verified
13Encoders and DecodersDownload
To be verified
14MultiplexersDownload
To be verified
15Multiplexer based Circuit DesignDownload
To be verified
16VerilogDownload
To be verified
17Compiling and Running Verilog - A DemonstrationDownload
To be verified
18Sequential ElementsDownload
To be verified
19Gated LatchesDownload
To be verified
20FlipflopsDownload
To be verified
21Verilog - Assign Statement and InstantiationDownload
To be verified
22Sequential CircuitsDownload
To be verified
23CMOS+Electrical PropertiesDownload
To be verified
24DelaysDownload
To be verified
25Sequential Element DelaysDownload
To be verified
26More Sequential CircuitsDownload
To be verified
27Introduction to State MachinesDownload
To be verified
28Always Statement in VerilogDownload
To be verified
29Sequential Logic SynthesisDownload
To be verified
30FSM Design ProblemsDownload
To be verified
31State MinimizationDownload
To be verified
32State AssignmentDownload
To be verified
33Timing Sequential CircuitsDownload
To be verified
34Verilog Styles + Sequential ElementsDownload
To be verified
35GCD AlgorithmDownload
To be verified
36GCD Machines DatapathDownload
To be verified
37GCD State MachineDownload
To be verified
38GCD Top Level ModuleDownload
To be verified
39Datapath in VerilogDownload
To be verified
40Datapath Elements in VerilogDownload
To be verified
41FSM in VerilogDownload
To be verified
42Putting it all togetherDownload
To be verified
43PipeliningDownload
To be verified
44K-stage PipelineDownload
To be verified
45Interleaving and ParallelismDownload
To be verified
46Blocking and Non-blocking StatementsDownload
To be verified
47Modeling Circuits with PipeliningDownload
To be verified
48Signed Number RepresentationDownload
To be verified
49Signed Number AdditionDownload
To be verified
50Adder/SubtracterDownload
To be verified
51Fast AddersDownload
To be verified
52MultiplicationDownload
To be verified
53Closing RemarksDownload
To be verified


Sl.No Language Book link
1EnglishNot Available
2BengaliNot Available
3GujaratiNot Available
4HindiNot Available
5KannadaNot Available
6MalayalamNot Available
7MarathiNot Available
8TamilNot Available
9TeluguNot Available