Modules / Lectures

Sl.No Chapter Name English
1Introduction High Speed Circuit - Design Recursive DoublingPDF unavailable
2High Speed Circuit Design - Fast Adder CircuitsPDF unavailable
3Lab 1 : IntroductionPDF unavailable
4Fast Adder Circuits (Contd.)PDF unavailable
5Fast Multiplier CircuitPDF unavailable
6Fast Multiplier Circuit (Contd.)PDF unavailable
7 Programming using X86 ISA - Addressing ModesPDF unavailable
8Programming using X86 ISA - Addressing ModesPDF unavailable
9Floating point - Precision and AccuracyPDF unavailable
10Floating Point - Addition, Subtraction and MultiplicationPDF unavailable
11Instruction Set ArchitecturePDF unavailable
12Instruction Set Architecture (Continued)PDF unavailable
13Lab 2 : SegmentationPDF unavailable
14Lab 2 : Segmentation-Part IIPDF unavailable
15Lab 2 : Segmentation-Part IIIPDF unavailable
16Orthogonal ISA, C Constructs Mapping, Addressing ModesPDF unavailable
17Atomic and Predicated InstructionsPDF unavailable
18Atomic and Predicated Instructions ( Contd.)PDF unavailable
19General Purpose RegistersPDF unavailable
20Expanding opcodesPDF unavailable
21Introduction to PipeliningPDF unavailable
22PipeliningPDF unavailable
23Data HazardsPDF unavailable
24Lab 2: Instruction Scheduling - Static and DynamicPDF unavailable
25Dynamic Instruction SchedulingPDF unavailable
26Dynamic Instruction Scheduling (Contd..)PDF unavailable
27Control Hazard, Branch PredictionPDF unavailable
28Process ManagementPDF unavailable
29Branch predictionPDF unavailable
30Global Branch PredictionPDF unavailable
31Structural Hazard, Architectural EnhancementsPDF unavailable
32Lab 3: Virtual MemoryPDF unavailable
33Locality of Reference, Demand pagingPDF unavailable
34Page Replacement AlgorithmPDF unavailable
35Multilevel Paging, Translational Lookaside BufferPDF unavailable
36Multilevel PagingPDF unavailable
37Multilevel Paging-Part 1PDF unavailable
38Page Frame Allocation, Beledy's AnomalyPDF unavailable
39Paging, CachePDF unavailable
40CachePDF unavailable
41Cache OrganisationPDF unavailable
42Cache - Cache Coherency, Dual Ported CachePDF unavailable
43Multilevel Caching, MultitaskingPDF unavailable
44Cache, Degree of MultiprogrammingPDF unavailable
45Shared Memory ArchitecturePDF unavailable
46Shared Memory Architecture-Part IPDF unavailable
47Virtually Indexed - Virtually Tagged and Physically Tagged CachesPDF unavailable
48Lab 4 : Task Switching ( Contd)PDF unavailable
49Shared Memory Architecture, Cache CoherencePDF unavailable
50Concurrent Programming in HardwarePDF unavailable
51Concurrent Programming in Hardware-Part IIPDF unavailable
52Conclusion : Recent Trends in Computer Organization & ArchitecturePDF unavailable

Sl.No Language Book link
1EnglishNot Available
2BengaliNot Available
3GujaratiNot Available
4HindiNot Available
5KannadaNot Available
6MalayalamNot Available
7MarathiNot Available
8TamilNot Available
9TeluguNot Available