Modules / Lectures


New Assignments
Module NameDownload
noc19-cs72_Assignment_Week_01noc19-cs72_Assignment_Week_01
noc19-cs72_Assignment_Week_02noc19-cs72_Assignment_Week_02
noc19-cs72_Assignment_Week_03noc19-cs72_Assignment_Week_03
noc19-cs72_Assignment_Week_04noc19-cs72_Assignment_Week_04
noc19-cs72_Assignment_Week_05noc19-cs72_Assignment_Week_05
noc19-cs72_Assignment_Week_06noc19-cs72_Assignment_Week_06
noc19-cs72_Assignment_Week_07noc19-cs72_Assignment_Week_07
noc19-cs72_Assignment_Week_08noc19-cs72_Assignment_Week_08


Sl.No Chapter Name MP4 Download
1Lecture 1: Download
2Lecture 2: Download
3Lecture 3: Download
4Lecture 4 : Download
5Lecture 5: Download
6Lecture 6: VERILOG LANGUAGE FEATURES (PART 1)Download
7Lecture 7: VERILOG LANGUAGE FEATURES (PART 2)Download
8Lecture 8: VERILOG LANGUAGE FEATURES (PART 3)Download
9Lecture 9: VERILOG OPERATORSDownload
10Lecture 10:VERILOG MODELING EXAMPLESDownload
11Lecture 11: VERILOG MODELING EXAMPLES (Contd)Download
12Lecture 12: VERILOG DESCRIPTION STYLESDownload
13Lecture 13: PROCEDURAL ASSIGNMENTDownload
14Lecture 14: PROCEDURAL ASSIGNMENT (Contd.)Download
15Lecture 15: PROCEDURAL ASSIGNMENT (EXAMPLES)Download
16Lecture 17:BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 2)Download
17Lecture 17: BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 2)Download
18Lecture 18:BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 3)Download
19Lecture 19:BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 4)Download
20Lecture 20:USER DEFINED PRIMITIVESDownload
21Lecture 21 : VERILOG TEST BENCHDownload
22Lecture 22 : WRITING VERILOG TEST BENCHESDownload
23Lecture 23 : MODELING FINITE STATE MACHINESDownload
24Lecture 24 : MODELING FINITE STATE MACHINES (Contd.)Download
25Lecture 25 : DATAPATH AND CONTROLLER DESIGN (PART 1)Download
26Lecture 26 : DATAPATH AND CONTROLLER DESIGN (PART 2)Download
27Lecture 27: DATAPATH AND CONTROLLER DESIGN (PART 3)Download
28Lecture 28 : SYNTHESIZABLE VERILOGDownload
29Lecture 29 : SOME RECOMMENDED PRACTICESDownload
30Lecture 30: MODELING MEMORYDownload
31Lecture 31: MODELING REGISTER BANKSDownload
32Lecture 32: BASIC PIPELINING CONCEPTSDownload
33Lecture 33: PIPELINE MODELING (PART 1)Download
34Lecture 34: PIPELINE MODELING (PART 2)Download
35Lecture 35: SWITCH LEVEL MODELING (PART 1)Download
36Lecture 36: SWITCH LEVEL MODDELING (PART 2)Download
37Lecture 37 : PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 1)Download
38Lecture 38 : PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 2)Download
39Lecture 39 : PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 3)Download
40Lecture 40 : VERILOG MODELING OF THE PROCESSOR (PART 1)Download
41Lecture 41 : VERILOG MODELING OF THE PROCESSOR (PART 2)Download

Sl.No Chapter Name English
1Lecture 1: Download
Verified
2Lecture 2: Download
Verified
3Lecture 3: Download
Verified
4Lecture 4 : Download
Verified
5Lecture 5: Download
Verified
6Lecture 6: VERILOG LANGUAGE FEATURES (PART 1)Download
Verified
7Lecture 7: VERILOG LANGUAGE FEATURES (PART 2)Download
Verified
8Lecture 8: VERILOG LANGUAGE FEATURES (PART 3)Download
Verified
9Lecture 9: VERILOG OPERATORSDownload
Verified
10Lecture 10:VERILOG MODELING EXAMPLESDownload
Verified
11Lecture 11: VERILOG MODELING EXAMPLES (Contd)Download
Verified
12Lecture 12: VERILOG DESCRIPTION STYLESPDF unavailable
13Lecture 13: PROCEDURAL ASSIGNMENTPDF unavailable
14Lecture 14: PROCEDURAL ASSIGNMENT (Contd.)PDF unavailable
15Lecture 15: PROCEDURAL ASSIGNMENT (EXAMPLES)PDF unavailable
16Lecture 17:BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 2)PDF unavailable
17Lecture 17: BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 2)PDF unavailable
18Lecture 18:BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 3)PDF unavailable
19Lecture 19:BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 4)PDF unavailable
20Lecture 20:USER DEFINED PRIMITIVESPDF unavailable
21Lecture 21 : VERILOG TEST BENCHPDF unavailable
22Lecture 22 : WRITING VERILOG TEST BENCHESPDF unavailable
23Lecture 23 : MODELING FINITE STATE MACHINESPDF unavailable
24Lecture 24 : MODELING FINITE STATE MACHINES (Contd.)PDF unavailable
25Lecture 25 : DATAPATH AND CONTROLLER DESIGN (PART 1)PDF unavailable
26Lecture 26 : DATAPATH AND CONTROLLER DESIGN (PART 2)PDF unavailable
27Lecture 27: DATAPATH AND CONTROLLER DESIGN (PART 3)PDF unavailable
28Lecture 28 : SYNTHESIZABLE VERILOGPDF unavailable
29Lecture 29 : SOME RECOMMENDED PRACTICESPDF unavailable
30Lecture 30: MODELING MEMORYPDF unavailable
31Lecture 31: MODELING REGISTER BANKSPDF unavailable
32Lecture 32: BASIC PIPELINING CONCEPTSPDF unavailable
33Lecture 33: PIPELINE MODELING (PART 1)PDF unavailable
34Lecture 34: PIPELINE MODELING (PART 2)PDF unavailable
35Lecture 35: SWITCH LEVEL MODELING (PART 1)PDF unavailable
36Lecture 36: SWITCH LEVEL MODDELING (PART 2)PDF unavailable
37Lecture 37 : PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 1)PDF unavailable
38Lecture 38 : PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 2)PDF unavailable
39Lecture 39 : PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 3)PDF unavailable
40Lecture 40 : VERILOG MODELING OF THE PROCESSOR (PART 1)PDF unavailable
41Lecture 41 : VERILOG MODELING OF THE PROCESSOR (PART 2)PDF unavailable


Sl.No Language Book link
1EnglishNot Available
2BengaliNot Available
3GujaratiNot Available
4HindiNot Available
5KannadaNot Available
6MalayalamNot Available
7MarathiNot Available
8TamilNot Available
9TeluguNot Available