Modules / Lectures
Module NameDownload
noc18_cs54_Assignment1noc18_cs54_Assignment1
noc18_cs54_Assignment10noc18_cs54_Assignment10
noc18_cs54_Assignment11noc18_cs54_Assignment11
noc18_cs54_Assignment12noc18_cs54_Assignment12
noc18_cs54_Assignment13noc18_cs54_Assignment13
noc18_cs54_Assignment2noc18_cs54_Assignment2
noc18_cs54_Assignment3noc18_cs54_Assignment3
noc18_cs54_Assignment4noc18_cs54_Assignment4
noc18_cs54_Assignment5noc18_cs54_Assignment5
noc18_cs54_Assignment6noc18_cs54_Assignment6
noc18_cs54_Assignment7noc18_cs54_Assignment7
noc18_cs54_Assignment8noc18_cs54_Assignment8
noc18_cs54_Assignment9noc18_cs54_Assignment9

Sl.No Chapter Name English
1IntroductionPDF unavailable
2Modeling Techniques – 1PDF unavailable
3Modeling Techniques – 2PDF unavailable
4Hardware/Software PartitioningPDF unavailable
5Introduction to Hardware DesignPDF unavailable
6Hardware Architectural Synthesis – 1PDF unavailable
7Hardware Architectural Synthesis – 2PDF unavailable
8Hardware Architectural Synthesis – 3PDF unavailable
9Hardware Architectural Synthesis – 4PDF unavailable
10Hardware Architectural Synthesis – 5PDF unavailable
11Hardware Architectural Synthesis – 6PDF unavailable
12Hardware Architectural Synthesis – 7PDF unavailable
13System Level AnalysisPDF unavailable
14Uniprocessor Scheduling – 1PDF unavailable
15Uniprocessor Scheduling – 2PDF unavailable
16Multiprocessor Scheduling – 1PDF unavailable
17Multiprocessor Scheduling – 2PDF unavailable
18Introduction and Basic Operators of Temporal LogicPDF unavailable
19Syntax and Semantics of CTLPDF unavailable
20Equivalence between CTL formulasPDF unavailable
21 Model Checking AlgorithmPDF unavailable
22Binary Decision DiagramPDF unavailable
23Use of OBDDs for State Transition SystemPDF unavailable
24Symbolic Model CheckingPDF unavailable
25Introduction to Digital VLSI TestingPDF unavailable
26Automatic Test Pattern Generation (ATPG)PDF unavailable
27Scan Chain based Sequential Circuit TestingPDF unavailable
28"Software-Hardware Co-validation Fault Models and High Level Testing for Complex Embedded Systems"PDF unavailable
29Testing for embedded coresPDF unavailable
30Bus and Memory TestingPDF unavailable
31Testing for advanced faults in Real time Embedded SystemsPDF unavailable
32BIST for Embedded SystemsPDF unavailable
33Concurrent Testing for Fault tolerant Embedded Systems - 1PDF unavailable
34Concurrent Testing for Fault tolerant Embedded Systems - 2PDF unavailable
35Testing for Re-programmable hardwarePDF unavailable
36Interaction Testing between Hardware and SoftwarePDF unavailable


Sl.No Language Book link
1EnglishNot Available
2BengaliNot Available
3GujaratiNot Available
4HindiNot Available
5KannadaNot Available
6MalayalamNot Available
7MarathiNot Available
8TamilNot Available
9TeluguNot Available