Module NameDownloadDescriptionDownload Size
Week 1Week 0 Assignment 1Week 0 Assignment 1112 kb
Week 1Week 1 Assignment 1Week 1 Assignment 1150 kb
Week 2Week 2 Assignment 1Week 2 Assignment 1129 kb
Week 3Week 3 Assignment 1Week 3 Assignment 1140 kb
Week 4Week 4 Assignment 1Week 4 Assignment 1145 kb
Week 5Week 5 Assignment 1Week 5 Assignment 1136 kb
Week 6Week 6 Assignment 1Week 6 Assignment 1154 kb
Week 7Week 7 Assignment 1Week 7 Assignment 1154 kb
Week 8Week 8 Assignment 1Week 8 Assignment 1120 kb
Week 9Week 9 Assignment 1Week 9 Assignment 1131 kb
Week 10Week 10 Assignment 1Week 10 Assignment 1149 kb
Week 11Week 11 Assignment 1Week 11 Assignment 1137 kb
week 12Week 12 Assignment 1Week 12 Assignment 1152 kb


New Assignments
Module NameDownload
Week_01_Assignment_01Week_01_Assignment_01
Week_02_Assignment_02Week_02_Assignment_02
Week_03_Assignment_03Week_03_Assignment_03
Week_04_Assignment_04Week_04_Assignment_04
Week_05_Assignment_05Week_05_Assignment_05
Week_06_Assignment_06Week_06_Assignment_06
Week_07_Assignment_07Week_07_Assignment_07
Week_08_Assignment_08Week_08_Assignment_08
Week_09_Assignment_09Week_09_Assignment_09
Week_10_Assignment_10Week_10_Assignment_10
Week_11_Assignment_11Week_11_Assignment_11
Week_12_Assignment_12Week_12_Assignment_12


Sl.No Chapter Name MP4 Download Transcript Download
1Outline - What is Synthesis?DownloadPDF unavailable
2Chip Design Flow and Hardware ModellingDownloadPDF unavailable
3VHDL: Introduction to Hardware Description Languages & VHDL BasicsDownloadPDF unavailable
4VHDL: Modelling Timing - Events & TransactionsDownloadPDF unavailable
5VHDL: Specifying Hardware Behaviour with ProcessesDownloadPDF unavailable
6VHDL: Specifying Structure, Test Benches, Parameterisation, & LibrariesDownloadPDF unavailable
7Introduction to High-level SynthesisDownloadPDF unavailable
8Language front-end Design RepresentationDownloadPDF unavailable
9Compiler Transformation in High Level Synthesis: Constant Folding, Dead Code Elimination, Constant Propagation, & Strength ReductionDownloadPDF unavailable
10Memory Modelling & Compiler Transformation in High Level Synthesis: Common Sub-expression Elimination & Loop Invariant Code MotionDownloadPDF unavailable
11Compiler Transformations in High Level Synthesis: Loop Unrolling and Function InliningDownloadPDF unavailable
12Hardware Transformations & ASAP / ALAP SchedulingDownloadPDF unavailable
13Scheduling in High Level Synthesis: List Scheduling & Time-constrained SchedulingDownloadPDF unavailable
14Force Directed Scheduling & Register AllocationDownloadPDF unavailable
15High Level Synthesis and Timing IssuesDownloadPDF unavailable
16Finite State Machine Synthesis: Introduction to FSM EncodingDownloadPDF unavailable
17Finite State Machine Synthesis: Identifyinh Common Cubes & Graph EmbeddingDownloadPDF unavailable
18The Retiming ProblemDownloadPDF unavailable
19Efficient Solution to Retiming & Introduction to Logic SynthesisDownloadPDF unavailable
20Binary Decision DiagramsDownloadPDF unavailable
21Introduction to Logic SynthesisDownloadPDF unavailable
22Two-level Logic OptimisationDownloadPDF unavailable
23Multi-Level Logic OptimisationDownloadPDF unavailable
24Multi-level Logic Synthesis: Technology MappingDownloadPDF unavailable
25Introduction to Timing AnalysisDownloadPDF unavailable
26Timing Analysis & Critical PathsDownloadPDF unavailable