NPTEL » Analog Circuits

Unit 12 - Week 10 - Differential pair with current mirror load; Single-stage opamp

Course outline **Assignment 10** How does an NPTEL online The due date for submitting this assignment has passed. Due on 2020-04-08, 23:59 IST. course work? As per our records you have not submitted this assignment. Week 0 M_p : $\mu_p C_{ox} = 100 \mu A/V^2$, $V_{Tp} = 0.5 \text{ V}$, $\lambda_p = 0.05 \text{ V}^{-1}$. $V_{Tn} = 0.5 \text{ V}$, $\lambda_n = 0.05 \text{ V}^{-1}$. Week 1 - Obtaining power gain and need for nonlinearity Week 2 - Nonlinear two ports; MOS transistor; Common source amplifier)200μA Week 3 - Common source amplifier using the MOS transistor Week 4 - Biasing a MOS transistor at a fixed drain current; CS amplifier using drain feedback bias and current mirror bias Week 5 - CS amplifier using source feedback bias; -V_{o.bias}+v_o Controlled sources using a MOS transistor-VCVS Week 6 - Controlled sources continued-VCCS, CCCS, The circuit above is a single stage opamp. V_{icm} , v_d and v_{cm} are the input CCVS common-mode bias voltage, small signal incremental differential input, and small-signal incremental common-mode input respectively. V_o , $V_{o,bias}$, and Week 7 - Opamp controlled v_o are the total output voltage, output bias voltage, and the small signal sources; Virtual short; Swing limits; Summary of amplifiers incremental output voltage respectively. Week 8 - pMOS transistor; Determine the upper limit on V_{icm} for all transistors to be in saturation. Converting pMOS circuits to Small signal inputs are zero. nMOS (The answer must be in volts (V). Round off fractional answers to two dec-Week 9 - Common source amplifier with active load; imal places.) CMOS inverter Week 10 - Differential pair with current mirror load; No, the answer is incorrect. Single-stage opamp Accepted Answers: Amplifying a difference signal; (Type: Numeric) 4.5 Differential pair Differential pair-small signal 2) basics Determine the lower limit on V_{ion} for all transistors to be in saturation. Small Biasing a differential pair signal inputs are zero. Differential pair with differential excitation (The answer must be in volts (V). Round off fractional answers to two dec-Differential pair with a current imal places.) mirror load Differential pair with a current mirror load-operating point Differential pair with a current No, the answer is incorrect. mirror load-Norton equivalent Score: 0 current Accepted Answers: (Type: Numeric) 1.5 Differential pair with a current mirror load-Norton equivalent resistance 3) Determine the upper limit on V_o for all transistors to be in saturation. Small Common mode gain signal inputs are zero. Single stage opamp Single stage opamp: Input (The answer must be in volts (V). Round off fractional answers to two deccommon mode swing limits imal places.) Single stage opamp: Output swing limits Quiz : Assignment 10 No, the answer is incorrect. Analog Circuits: Week 10 Score: 0 Feedback form Accepted Answers: (Type: Numeric) 4.5 Assignment 10 Solutions Week 11 - Two-stage opamp; 4) Opamp characteristics Determine the lower limit on V_o for all transistors to be in saturation. Small signal inputs are zero. Assume that $V_{i,cm}$ is in the middle of the range deter-Week 12 - Bipolar transistors **Lecture Notes** (The answer must be in volts (V). Round off fractional answers to two dec-Text Transcripts imal places.) DOWNLOAD VIDEOS Books

No, the answer is incorrect. Accepted Answers: (Type: Numeric) 2.5 5) Determine the differential gain v_o/v_d . $v_{cm} = 0$. Assume that all transistors are in saturation region. For simplicity, you can set $\lambda_n = 0$ for M_0 . (The answer must be value of the gain. Round off fractional answers to one decimal place.) No, the answer is incorrect. Score: 0 Accepted Answers: (Type: Range) 39,41

Determine the common mode gain v_o/v_{cm} . $v_d = 0$. Assume that all transistors are in saturation region. For simplicity, you can set $\lambda_n = 0$ for all transistors other than M_0 . (The answer must be value of the gain. Round off fractional answers to three decimal places.) No, the answer is incorrect. Score: 0 Accepted Answers:

5V

(Type: Numeric) -0.012

7)

8)

Score: 0

9)

No, the answer is incorrect.

Accepted Answers: (Type: Numeric) 1.5

The single-stage opamp shown earlier is used to realize a unity gain voltage follower. The input $V_i = V_{i,bias} + V_p \cos(\omega t)$. $V_{i,bias}$ is adjusted so that the amplitude V_p which can be applied is maximized. Determine the optimum bias $V_{i,cm}$. (The answer must be in volts (V). Round off fractional answers to two decimal places.) No, the answer is incorrect. Score: 0 Accepted Answers: (Type: Numeric) 3 Determine the maximum V_p that can be applied. (The answer must be in volts (V). Round off fractional answers to two decimal places.)

Don't approximate this to unity. Use the actual gain of the oapmp. (The answer must be value of the gain. Round off fractional answers to three decimal places.) No, the answer is incorrect. Score: 0 Accepted Answers: (Type: Range) 0.97,0.98

Determine the small signal gain when the input is set to the optimum bias.

The upper swing limit changes, but the lower swing limit does not change The upper swing limit does not change, but the lower swing limit changes No, the answer is incorrect. Score: 0 Accepted Answers: The upper swing limit changes, but the lower swing limit does not change

If the supply voltage of the unity gain voltage follower is increased,

Both the upper and lower swing limits on V_i change

Neither the upper nor the lower swing limit on V_i changes.

1 point

1 point 1 point