

Unit 11 - Week 9

Course outline

How does an NPTEL online course work?

Week 0

Week 1

Week 2

Week 3

Week 4

Week 5

Week 6

Week 7

Week 8

Week 9

Lecture 42 : ARM (Contd.)

Lecture 43 : ARM(Contd.)

Lecture 44 : ARM (Contd.)

Lecture 45 : ARM (Contd.)

Lecture 46 : ARM (Contd.)

Week 9 Lecture Material

Week 9 Feedback Form

Quiz : Assignment 9

Week 10

Week 11

Week 12

[Download Videos](#)

[Detailed Assignment Solution](#)

[Text Transcripts](#)

[Live Interactive Session](#)

Assignment 9

The due date for submitting this assignment has passed.

Due on 2020-04-01, 23:59 IST.

Assignment submitted on 2020-03-27, 07:39 IST

- 1) ARM10TDMI is a
- 3-stage pipeline processor
 - 5-stage pipeline processor
 - 6-stage pipeline processor
 - 8-stage pipeline processor
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 c.
- 2) In 6 stage pipeline ARM architecture which of the following is true?
- Both instruction and data buses are 32-bit
 - Instruction buses are 32 bits, but data buses are 64 bit
 - Instruction buses are 64 bits, but data buses are 32 bit
 - Both instruction and data buses are 64-bit
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 d.
- 3) All ARM instructions are
- 8-bit long
 - 16-bit long
 - 32-bit long
 - 64-bit long
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 c.
- 4) ARM instruction set supports
- Single load/store instructions only
 - Multiple load/store instruction that allow to load/store upto 4 registers at once
 - Multiple load/store instruction that allow to load/store upto 8 registers at once
 - Multiple load/store instruction that allow to load/store upto 16 registers at once
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 d.
- 5) When a procedure call is made, the return address is automatically placed into
- Program Counter (R15)
 - Link Register (R14)
 - Stack Pointer (R15)
 - Stack Pointer (R13)
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 b.
- 6) When the processor encounters a software interrupt instruction, ARM processor enters in
- Fast interrupt processing mode (FIQ)
 - Normal interrupt processing mode (IRQ)
 - Supervisor mode (SVC)
 - Abort mode
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 c.
- 7) CPSR cannot be modified in which of the following mode?
- Fast interrupt processing mode (FIQ)
 - Normal interrupt processing mode (IRQ)
 - User mode
 - Supervisor mode (SVC)
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 c.
- 8) On reset, ARM inserts in which of the following mode?
- Fast interrupt processing mode (FIQ)
 - Normal interrupt processing mode (IRQ)
 - Supervisor mode (SVC)
 - User mode
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 c.
- 9) Which of the following ARM instructions is same as multiplying the contents of r0 by nine and storing the product in r7?
- ADD r0, r7, r7, LSL #3
 - ADD r0, r7, r0, LSL #3
 - ADD r7, r7, r0, LSL #3
 - ADD r7, r0, r0, LSL #3
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 d.
- 10) Which of the following instructions corresponds to a Multiply Accumulate instruction in ARM architecture?
- MUL
 - UMULL
 - SMULL
 - SMLAL
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 d.
- 11) Which of the following instructions corresponds to loading a signed half word in ARM architecture?
- LDR
 - LDRS
 - LDRSH
 - LDRH
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 c.
- 12) Which register is not allowed in ARM multiplication instructions?
- R0
 - R1
 - R14
 - R15
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 d.
- 13) Which algorithm used for multiplication operations in ARM processor?
- Braun array signed multiplier
 - Booth's algorithm for multiplication
 - Baugh wooley multiplier
 - Vedic multiplier
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 b.
- 14) In which of the following modes of an ARM processor, CPSR cannot be modified?
- Fast Interrupt Processing (FIQ) mode
 - Normal Interrupt Processing (IRQ) mode
 - User mode
 - Supervisor (SVC) mode
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 c.
- 15) Which part of an ARM instruction contains one of the 16 condition codes?
- Bit 24 to bit 21
 - Bit 31 to bit 28
 - Bit 19 to bit 16
 - Bit 15 to bit 12
- a.
 b.
 c.
 d.
- No, the answer is incorrect.
 Score: 0
 Accepted Answers:
 b.