Announcements

controllers

SWAYAM FINE ONLINE EDUCATION FIN	
NPTEL » Microprocessors And Micro	0
Unit 11 - Week 9	
Course outline	
How does an NPTEL online course work?	
Week 0	
Week 1	
Week 2 Week 3	
Week 4	
Week 5	
Week 6	
Week 7	
Week 8 Week 9	
Lecture 42 : ARM (Contd.)	
Lecture 43 : ARM(Contd.) Lecture 44 : ARM (Contd.)	
O Lecture 45 : ARM (Contd.)	
Lecture 46 : ARM (Contd.)Week 9 Lecture Material	
O Week 9 Feedback Form	
Quiz : Assignment 9	
Week 10 Week 11	
Week 12	
Download Videos	
Detailed Assignment Solution	
Text Transcripts	
Live Interactive Session	

Assignment 9 The due date for submitting this assignment has passed. Assignment submitted on 2020-03-27, 07:39 IST ARM10TDMI is a a) 3-stage pipeline processor b) 5-stage pipeline processor c) 6-stage pipeline processor d) 8-stage pipeline processor

In 6 stage pipeline ARM architecture which of the following is true?

b) Instruction buses are 32 bits, but data buses are 64 bit

c) Instruction buses are 64 bits, but data buses are 32 bit

a) Both instruction and data buses are 32-bit

d) Both instruction and data buses are 64-bit

○ b.

○ c.

○ d.

○ a.

○ b.

○ c.

○ d.

Score: 0

○ a.

○ b.

Ос.

 \bigcirc d.

Score: 0

○ a.

○ b.

O c.

○ d.

Score: 0

○ a.

○ b.

○ c.

 \bigcirc d.

Score: 0

6)

○ a.

○ b.

○ c.

○ d.

Score: 0

○ a.

○ b.

Ос.

 \bigcirc d.

○ a.

○ b.

○ c.

○ **d**.

Score: 0

○ a.

○ b.

○ c.

 \bigcirc d.

Score: 0

10)

○ a.

○ b.

○ c.

○ d.

Score: 0

11)

○ a.

○ b.

O c.

○ d.

Score: 0

○ a.

○ b.

○ c.

 $\bigcirc\, \mathbf{d}.$

○a.

○ c.

 \bigcirc d.

Score: 0

○ b.

○ c.

○ d.

Score: 0

15)

○ a.

○ b.

○ **d**.

Score: 0

No, the answer is incorrect.

Accepted Answers:

No, the answer is incorrect.

Accepted Answers:

No, the answer is incorrect.

c) User mode

d) Supervisor (SVC) mode

a) Bit 24 to bit 21

b) Bit 31 to bit 28

c) Bit 19 to bit 16

d) Bit 15 to bit 12

Accepted Answers:

No, the answer is incorrect.

a) R0

b) R1

c) R14

d) R15

No, the answer is incorrect.

Accepted Answers:

Accepted Answers:

No, the answer is incorrect.

architecture?

a) LDR

b) LDRS

c) LDRSH

d) LDRH

Accepted Answers:

No, the answer is incorrect.

architecture?

a) MUL

b) UMULL

c) SMULL

d) SMLAL

Accepted Answers:

9)

No, the answer is incorrect.

c) User mode

No, the answer is incorrect.

Accepted Answers:

d) Supervisor mode (SVC)

Accepted Answers:

No, the answer is incorrect.

Accepted Answers:

d.

5)

No, the answer is incorrect.

Accepted Answers:

4)

No, the answer is incorrect.

Accepted Answers:

No, the answer is incorrect.

All ARM instructions are

a) 8-bit long

b) 16-bit long

c) 32-bit long

d) 64-bit long

ARM instruction set supports

a) Program Counter (R15)

b) Link Register (R14)

c) Stack Pointer (R15)

d) Stack Pointer (R13)

a) Fast interrupt processing mode (FIQ)

c) Supervisor mode (SVC)

d) Abort mode

b) Normal interrupt processing mode (IRQ)

CPSR cannot be modified in which of the following mode?

a) Fast interrupt processing mode (FIQ)

b) Normal interrupt processing mode (IRQ)

On reset, ARM inserts in which of the following mode?

Which of the following ARM instructions is same as multiplying the contents of r0 by nine and

Which of the following instructions corresponds to a Multiply Accumulate instruction in ARM

Which of the following instructions corresponds to loading a signed half word in ARM

Which register is not allowed in ARM multiplication instructions?

Which algorithm used for multiplication operations in ARM processor?

In which of the following modes of an ARM processor, CPSR cannot be modified?

Which part of an ARM instruction contains one of the 16 condition codes?

a) Braun array signed multiplier

c) Baugh wooley multiplier

d) Vedic multiplier

b) Booth's algorithm for multiplication

a) Fast Interrupt Processing (FIQ) mode

b) Normal Interrupt Processing (IRQ) mode

a) Fast interrupt processing mode (FIQ)

c) Supervisor mode (SVC)

storing the product in r7?

a) ADD r0, r7, r7, LSL #3

b) ADD r0, r7, r0, LSL #3

c) ADD r7, r7, r0, LSL #3

d) ADD r7, r0, r0, LSL #3

d) User mode

No, the answer is incorrect.

Accepted Answers:

b) Normal interrupt processing mode (IRQ)

a) Single load/store instructions only

b) Multiple load/store instruction that allow to load/store upto 4 registers at once

c) Multiple load/store instruction that allow to load/store upto 8 registers at once

d) Multiple load/store instruction that allow to load/store upto 16 registers at once

When a procedure call is made, the return address is automatically placed into

When the processor encounters a software interrupt instruction, ARM processor enters in

Accepted Answers:

No, the answer is incorrect.

Accepted Answers:

About the Course Ask a Question



Progress

Mentor

1 point

Due on 2020-04-01, 23:59 IST.

1 point