

X

NPTEL

reviewer1@nptel.iitm.ac.in ▼

Courses » Optimization Techniques for Digital VLSI Design

Announcements Course Ask a Question Progress Mentor

# Unit 5 - RTL Optimizations [Part-2]

## Course outline

How to access the portal

Introduction and High-level Synthesis [Part-1]

Introduction and High-level Synthesis [Part-2]

RTL Optimizations [Part-1]

RTL Optimizations [Part-2]

Retiming

RTL Optimizations for Area

RTL Optimizations for Power

Quiz : Assignment for Week 3

Solution of Assignment 3

Logic Synthesis and Physical Synthesis

VLSI Testing [Part-1]

VLSI Testing [Part-2]

Verification [Part-1]

## Assignment for Week 3

The due date for submitting this assignment has passed. **Due on 2018-02-28, 23:59 IST.**

### Submitted assignment

1) Given a system of M inequalities in N variables where each inequality has the form  $r_i - r_j \leq k$ ,  $k$  is an integer, shortest path algorithm can be used to solve them. The constraint graph is obtained as follows:

1. Draw the node  $i$  for each of the N variables  $r_i$ ,  $i = 1, 2, 3, \dots, N$ .
2. Draw node  $N + 1$ .
3. For each inequality  $r_i - r_j \leq k$ , draw the edge  $j \rightarrow i$ , from  $j$  to  $i$  of length  $k$ .
4. For each node  $i$ ,  $i = 1, 2, 3, \dots, N$ , draw the edge  $N+1 \rightarrow i$  from node  $N+1$  to  $i$  with length 0.

Consider the following graph in figure-1. What will be inequalities for this graph?




Figure-1

- $r_1 - r_2 \leq -1; r_2 - r_3 \leq 2; r_1 - r_3 \leq 4;$
- $r_1 - r_2 \leq 1; r_2 - r_3 \leq -2; r_1 - r_3 \leq -4;$
- $r_2 - r_1 \leq -1; r_3 - r_2 \leq 2; r_3 - r_1 \leq 4;$
- $r_1 - r_4 \leq 1; r_2 - r_4 \leq 2; r_3 - r_4 \leq 0;$

**No, the answer is incorrect.**

**Score: 0**

**Accepted Answers:**

$r_1 - r_2 \leq -1; r_2 - r_3 \leq 2; r_1 - r_3 \leq 4;$

2) In question 1, what would be the values of  $r_1$ ,  $r_2$  and  $r_3$ ?

**1 point**

- $r_1 = -1, r_2 = 0, r_3 = 1$
- $r_1 = -1, r_2 = 0, r_3 = 0$
- $r_1 = 1, r_2 = 0, r_3 = 0$
- None of the above

Verification [Part-2]

**No, the answer is incorrect.****Score: 0****Accepted Answers:** $r1 = -1, r2 = 0, r3 = 0$ 3) Which one of the following statements is correct regarding circuit representation graph? **1 point**

S1: Every cycle in the graph has at least one register.

S2: Number of registers in each edge can be negative.

- S1
- S2
- Both S1 and S2
- None of the above

**No, the answer is incorrect.****Score: 0****Accepted Answers:**

S1

4) Consider the graph representing digital circuit in figure-2. The number associated with the **1 point**

node is the computation delay of that node. The number associated with the edge is the number of


registers in that edge. Let  $W(u, v)$  be the minimum number of registers on all paths between  $u$  and  $v$ . Let $D(u, v)$  be the maximum delay on all paths between  $u$  and  $v$  with minimum number of registers. Whatwould be the value of  $W(u, v)$  and  $D(u, v)$  for the graph in figure 2?

Figure-2

- $D(p) = 9, W(p) = 1$
- $D(p) = 7, W(p) = 1$
- $D(p) = 9, W(p) = 0$
- $D(p) = 7, W(p) = 0$

**No, the answer is incorrect.****Score: 0****Accepted Answers:** $D(p) = 9, W(p) = 0$ 5) Which of the following statements is correct about area optimization? **1 point**

S1: Rolling up the pipeline can optimize the area

S2: Folding is a useful technique for area optimization

- S1
- S2
- Both S1 and S2
- None of the above

**No, the answer is incorrect.****Score: 0****Accepted Answers:**

Both S1 and S2

6) Passing signals between two different clock domains cause of metastability. Which of the following technique can be used to avoid metastability? **1 point**

- Retiming
- Replication
- Pipelining
- Double flopping

**No, the answer is incorrect.**

**Score: 0**

**Accepted Answers:**

*Double flopping*

7) During FPGA prototyping of design targeted for ASIC, the gated clock conversion (GCC) is used. Which one of the following statement is true about GCC? **1 point**

- GCC is used to move enable signals cone to the data path or enable cone of logic of sequential loads to the clock tree
- GCC is used to move enable signals from clock tree cone to the data path or enable cone of logic of sequential loads
- GCC is not used during FPGA prototyping of ASIC design
- GCC is used to reduce the power requirement of a design

**No, the answer is incorrect.**

**Score: 0**

**Accepted Answers:**

*GCC is used to move enable signals from clock tree cone to the data path or enable cone of logic of sequential loads*

8) Consider the following Verilog code. How many block RAM will be inferred from this code? **1 point**  
Assume that register memdat [0:255] can be mapped to single block RAM.

```
module resetckt(
    output reg [15:0] oDat,
    input iReset, iClk, iWrEn,
    input [7:0] iAddr, oAddr,
    input [15:0] iDat);
    reg [15:0] memdat [0:255];
    always @(posedge iClk or negedge iReset)
    if(!iReset)
        oDat <= 0;
    else begin
        if(iWrEn)
            memdat[iAddr] <= iDat;
        oDat <= memdat[oAddr];
    end
endmodule
```

- 0
- 1
- 2
- None of the above

**No, the answer is incorrect.**

**Score: 0**

**Accepted Answers:**

*0*

9) Consider the following Verilog code. How many block RAM will be inferred from this code? **1 point**  
Assume that register memdat [0:255] can be mapped to single block RAM.

```
module resetckt(
    output reg [15:0] oDat,
    input iReset, iClk, iWrEn,
    input [7:0] iAddr, oAddr,
    input [15:0] iDat);
```

```
reg [15:0] memdat [0:255];
always @(posedge iClk)
if(!iReset)
    oDat <= 0;
else begin
    if(iWrEn)
        memdat[iAddr] <= iDat;
    oDat <= memdat[oAddr];
end
endmodule
```

- 0
- 1
- 2
- None of the above

**No, the answer is incorrect.**

**Score: 0**

**Accepted Answers:**

1

10) Which of the following statement is NOT true about folding transformation?

**1 point**

- Folding creates multiple synchronous clocks
- Folding increases register and MUX counts
- Folding of two functional units in series creates a feedback loop.
- Folding of two functional units in parallel creates a feedback loop.

**No, the answer is incorrect.**

**Score: 0**

**Accepted Answers:**

*Folding of two functional units in parallel creates a feedback loop.*

Previous Page

End

© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -



A project of



In association with



Funded by

Government of India  
Ministry of Human Resource Development

Powered by

