Assignments for Week 7

The due date for submitting this assignment has passed. Due on 2019-03-20, 23:59 IST.

As per our records you have not submitted this assignment.

1) For a CPU with single bus organisation as shown below, the control steps for completely executing a “jump on Zero” instruction “JMPZ 3000” are:

1. PCout, MARin, Read, Select=0, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDRout, IRin

Due on 2019-03-20, 23:59 IST.
No, the answer is incorrect.

Score: 0

Accepted Answers:
1) \text{PCout}, \text{MARin, Read, Select=0, Add, Zin}
2) \text{Zout}, \text{PCin, Yin, WMFC}
3) \text{MDRout, IRin}
4) Offset-field-of-IRout, Select=1, Add, Zin, If Zero Flag! = 0 then END
5) \text{Zout, PCin}

For a CPU with single bus organisation shown in question 1, the control steps for completely executing a "jump on negative" instruction "BRN 3000" are:

1) \text{PCout, MARin, Read, Select=0, Add, Zin}
2) \text{Zout, PCin, Yin, WMFC}
3) \text{MDRout, IRin}
4) Offset-field-of-IRout, Select=1, Add, Zin, If Sign Flag! = 1 then END
5) \text{Zout, PCin}

No, the answer is incorrect.

Score: 0

Accepted Answers:
1) \text{PCout, MARin, Read, Select=0, Add, Zin}
2) \text{Zout, PCin, Yin, WMFC}
3) \text{MDRout, IRin}
4) Offset-field-of-IRout, Select=1, Add, Zin, If Zero Flag! = 0 then END
5) \text{Zout, PCin}

None of the above

No, the answer is incorrect.

Score: 0

Accepted Answers:
1) \text{PCout, MARin, Read, Select=0, Add, Zin}
2) \text{Zout, PCin, Yin, WMFC}
3) \text{MDRout, IRin}
4) Offset-field-of-IRout, Select=1, Add, Zin, If Sign Flag! = 1 then END
5) \text{Zout, PCin}

3) For a CPU with single bus organisation shown below, the control steps for completely executing a "CALL FUNC" instruction are:
1. PCout, MARin, Read, Select=0, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDRout, IRin
4. SPout, MARin, Write
5. WMFC, Offset-field-of-IRout, Select=1, Add, Zin
6. Zout, PCin

None of the above

No, the answer is incorrect.

Score: 0

Accepted Answers:
1. PCout, MARin, Read, Select=0, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDRout, IRin
4. PCout, MDRin
5. WMFC, Offset-field-of-IRout, Select=1, Add, Zin
6. Zout, PCin

4) For a CPU with single bus organisation shown in question 3, the control steps for
completely executing a “RETURN” (from function FUNC from question 3) instruction are:

1. PCout, MARin, Read, Select=0, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDRout, IRin
4. PCout, MARin, Read
5. WMFC
6. MBRout, PCin

1. PCout, MARin, Read, Select=0, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDRout, IRin
4. IRout, MARin, Read
5. WMFC
6. MBRout, PCin

1. PCout, MARin, Read, Select=0, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDRout, IRin
4. SPout, MARin, Read
5. WMFC
6. MBRout, PCin

None of the above

No, the answer is incorrect.
Score: 0

Accepted Answers:
1. PCout, MARin, Read, Select=0, Add, Zin
2. Zout, PCin, Yin, WMFC
3. MDRout, IRin
4. SPout, MARin, Read
5. WMFC
6. MBRout, PCin

5) Consider the instruction “LOAD R1, M” (Data from memory location M is loaded to register R1). We assume that length of instruction is 1 (constant). The first two control steps used to fetch the instruction “LOAD R1, M” (question 1) are given below

1. PCout, MARin, Read, Select=0, Add, Zin
2. Zout, PCin, WMFC

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC</td>
<td>X</td>
</tr>
<tr>
<td>MAR</td>
<td>X</td>
</tr>
<tr>
<td>MDR</td>
<td>-</td>
</tr>
</tbody>
</table>

After step-2

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC</td>
<td>--</td>
</tr>
<tr>
<td>MAR</td>
<td>--</td>
</tr>
<tr>
<td>MDR</td>
<td>--</td>
</tr>
</tbody>
</table>

The values in the PC, MAR and MDR after Step 1 is shown above. What are the values of PC, MAR and MDR after Step 2?

PC = X; MAR = X+1; MDR = LOAD R1, M;
PC = X+1; MAR = X; MDR = LOAD R1, M;
PC = X; MAR = X; MDR = LOAD R1, M;
None of the above

No, the answer is incorrect.
Score: 0
6) Which of the following options represents the action of the 1st control step in question 5 in the best manner?  
- Program counter value is assigned to the memory buffer register
- The memory buffer register waits for memory read operation to be completed
- The memory address register waits for memory read operation to be completed
- None of the above

No, the answer is incorrect.
Score: 0

Accepted Answers:
None of the above

7) Three control steps (after fetch) are required to execute the instruction “LOAD R1, M” (question 1). Which of the following options describe that sequence of control steps?

- 1. IRout, MARin, Read
  2. WMFC
  3. MDRout, R1in

- 1. WMFC
  2. IRout, MARin, Read
  3. MDRout, R1in

- 1. WMFC
  2. MDRout, R1in
  3. IRout, MARin, Read

- 1. IRout, MARin, Read
  2. WMFC
  3. MDRin, R1out

No, the answer is incorrect.
Score: 0

Accepted Answers:
1. IRout, MARin, Read
2. WMFC
3. MDRout, R1in

8) Consider the indirect addressing mode instruction “Load R1, (M)”. Task of the instruction: Load the content of Memory Location M1 to Register R1. There are five control steps (after fetch) that are required to execute the instruction “LOAD R1, (M)”, as shown below.

1. ---------------
2. WMFC
3. MDRout, MARin
4. WMFC
5. MDRout, R1in

Which of the following describes most appropriately, the step marked above with---?

- MDRin, MARout
- Zout, PCin, WMFC
No, the answer is incorrect.
Score: 0
Accepted Answers:
IRout, MARin, Read