Module 4 Problem

Following Counter block with the output decoder is implemented in a Xilinx Virtex FPGA. Determine the resource utilization in terms Flip-flops, Look Up Tables (LUTs) and any special resources in Xilinx Virtex FPGA. Explain briefly how you arrived at the figures. Schematic of a slice of Virtex FPGA is shown below for reference.