



## Sample and Hold Circuit



CDEEP  
IIT Bombay



Initial cond<sup>n</sup>:  $V_o = 0$   
and  $ST = 0$  (open)

$V_{in}$  is impressed and  $ST$  closes.

Capacitor charges towards  $V_{in}(t)$  value at  $t = t_1$ . Now  $ST$  opens.



Then  $V_{o1} = V_c(t) = V_c(t_1) = V_{in}(t_1)$   
output is 'Held' to  $V_{o1}$ .

Till ' $ST$ ' closes

When ' $ST$ ' closes,  $V_o$  tries to follow  $V_{in}$  (with last initial cond<sup>n</sup>.)  
This we say 'Sampling'

Slide No: 2


A simple S-H circuit is





CDEEP  
IIT Bombay

MOS Transistor in common Gate mode acts like a Switch.

Alternate :



Slide No. 3




CDEEP  
IIT Bombay

Slide No: 4

## Digital to Analog Converter (D/A Converter or DAC )



Lets assume Digital word is in Binary Code  
Corresponding to a N-bit binary code, we  
have Analog Voltage as  $V_0$

$$V_0 = (2^{N-1} a_{N-1} + 2^{N-2} a_{N-2} + \dots + 2^2 a_2 + 2^1 a_1 + 2^0 a_0) V \leftarrow \text{Const.}$$
$$= (a_{N-1} + \frac{1}{2} a_{N-2} + \dots + \frac{1}{2^{N-2}} a_1 + \frac{1}{2^{N-1}} a_0) 2^{N-1} V$$



CDEEP  
IIT Bombay

## DAC specifications

CDEEP  
IIT Bombay

Typically, the output of DAC is a fraction  $F$  of  $V_{REF}$ .

$$\text{i.e. } V_{out} = F V_{REF}$$


Word  $D$  is  $N$ -bit wide, then

$$\text{No. of Input Combinations} = 2^N$$

A 4bit DAC has  $2^4 = 16$  Input Combinations

Clearly a 4-bit DAC has 4bit Resolution, which means each input<sup>(16)</sup> should have distinct Analog output-

## Ideal Transfer Characteristics for 3-bit DAC



CDEEP  
IIT Bombay

① Full Scale Voltage

$$V_{FS} = \frac{2^N - 1}{2^N} V_{REF}$$

$$= \frac{7}{8} V_{REF} \quad \text{3-bit case}$$

② 1 LSB =  $\frac{V_{REF}}{2^N}$  ( $= \frac{5}{8} V$ )

Slide No. 7

Then  $F = \frac{D}{2^N}$

If D is 4 bit wide  $F = \frac{8}{2^4} = \frac{8}{16} = \frac{1}{2}$

1000  
↓  
8


Similarly 3 bit DAC,  $F = \frac{4}{2^3} = \frac{4}{8} = \frac{1}{2}$

(100)  
↓  
4

If  $V_{REF} = 5V$  then  $V_o = \frac{1}{2} \times 5V = 2.5V$

$\therefore$  Resolution = 2.5V

i.e. each bit of 3bit DAC (000, 001 - - - 111)  
is separated by 2.5V (for  $V_{REF} = 5V$ )




CDEEP  
IIT Bombay

# DAC implementation




CDEEP  
IIT Bombay






R-2R DAC

SPDT



CDEEP  
IIT Bombay



$$V_o = -I_{out} R_2, \quad I_{out} = \sum_{k=0}^{N-1} D_k \cdot \frac{V_{REF}}{2^{N-k}} \cdot \frac{1}{2R}$$

## A to D converters (ADCs)



CDEEP  
IIT Bombay

i) Counting ADC

ii) Successive Approximation ADC

iii) Flash ADC

iv) Dual-Slope ADC / Single Slope



v) Multi-step

vi) Pipelined

# Counting ADC





CDEEP  
IIT Bombay



Slide No: 12

# Flash ADC



CDEEP  
IIT Bombay

## For 3bit Flash ADC

Each Tap has voltage =  $\frac{R}{8R} V_{REF} = \frac{1}{8} V_{REF}$

For  $V_{REF} = 5V$ , Each Tap has voltage =  $\frac{5}{8} = 0.625V$

$\therefore V_1 = 0.625V$ ,  $V_2 = 1.25V$ ,  $\therefore V_7 = \frac{7}{8} \times 5 = 4.375V$

Let us say  $V_{in} = 3V$

Then  $C_{2^N-1} \dots C_1 = 0001111$

$\Rightarrow \frac{100}{4}$  to Binary

	Binary	TC
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0111

