


Slide No. 1



CDEEP
IIT Bombay

Analog Circuits can be implemented
on two Technologies :

1. Bipolar

2. MOS

Both have certain Advantages and Disadvantages
However as 'Most' of Silicon ICs are Digital Systems,
the major technology is MOS Technology
Hence Analog Blocks need to be designed for MOS Tech.

Course Name
Analog Circuits



Lecture No. 2

Instructor's Name
Prof. A. N. Chandorkar

Slide No: 2



Large Signal Model

Case of Common Emitter Configuration



(npn)

$$I_B = \frac{I_S}{\beta} \exp(V_{BE}/V_T)$$



(pnp)


Course Name

Analog Circuits


Lecture No.

Instructor's Name

Prof. A. N. Chandorkar



CDEEP
IIT Bombay



Bipolar Transistor Models

$$I_E = I_B + I_C \quad (\text{Universal}) \quad - (1)$$

$$I_C = \alpha I_E \quad \alpha = \alpha_T \gamma \quad - (2)$$


$$\frac{I_C}{I_B} = \beta \quad \therefore \beta = \frac{\alpha}{1-\alpha} \quad - (3)$$

β is called Forward Current Gain

$$I_C = \alpha I_E + I_{CO} \quad - (4)$$

$$I_{CO} = I_{CS} (1 - \alpha_F \alpha_R) \quad - (5)$$

$$V_{CE} = V_{BE} + V_{BC} \quad - (6)$$





Small-Signal Model of BJT

$$I_b = i_b + I_B$$

Total = Small Signal + DC

$$I_c = i_c + I_C$$

$$v_{BE} = V_{BE} + v_{be}$$





CDEEP
IIT Bombay

Slide No: 5-



CDEEP
IIT Bombay



Course Name

Analog Circuits

Lecture No.

Instructor's Name

Prof. A. N. Chandorkar

Slide No: 6

Small Signal Model (cont.)

Most important parameter of Transistor is

Transconductance

$$g_m = \frac{\partial I_c}{\partial V_{BE}} \quad \text{--- (1)}$$

$$(I_c = I_s \exp(V_{BE}/V_T))$$

We have

$$\Delta I_c = \frac{dI_c}{dV_{BE}} \cdot \Delta V_{BE}$$

OR


$$\Delta I_c = g_m \Delta V_{BE}$$

i.e.


$$i_c = g_m v_{be}$$

$$\frac{v_o}{v_{be}} = -\beta_0 \frac{R_L}{R_i}$$

$$r_b \cdot R_i = v_{be}$$



$$\text{(2)} \quad v_o = -i_c R_L$$
$$v_o = -\beta_0 i_b R_L$$



CDEEP
IIT Bombay

Course Name

Analog Circuits

Lecture No.

Instructor's Name

Prof. A. N. Chandorkar

We have $I_C = I_S \exp(V_{BE}/V_T)$

$$\therefore g_m = \frac{d}{dV_{BE}} [I_S \exp(V_{BE}/V_T)]$$


$$= \frac{I_S}{V_T} \exp(V_{BE}/V_T) = \frac{I_C}{V_T} = \frac{I_C}{(kT/q)} = \frac{qI_C}{kT}$$


$$\therefore g_m = \frac{qI_C}{kT} \quad \text{--- (3)}$$

Typically at 27°C (Room Temp.) $\frac{kT}{q} \approx 26 \text{ mV}$


\therefore at $I_C = 1 \text{ mA}$ (say)

$$g_m \approx 38 \text{ mA/V}$$





Example of CE Amplifier



$$I_e = I_s \exp\left[\frac{V_{BE} + V_{in}}{V_T}\right] \quad \text{Total}$$

$$I_c = I_s \exp\left[\frac{V_{BE}}{V_T}\right] \quad \text{DC}$$

$$\therefore I_e = I_c \exp(V_{in}/V_T)$$

If $V_{in} < V_T$

$$I_e = I_c \left[1 + \frac{V_{in}}{V_T} + \frac{1}{2} \left(\frac{V_{in}}{V_T}\right)^2 + \frac{1}{6} \left(\frac{V_{in}}{V_T}\right)^3 + \dots \right]$$

$$\text{As } i_c = I_e - I_c$$

Slide No: 9


$$\text{Hence } i_c = \frac{I_c}{V_T} v_{in} + \frac{1}{2} \frac{I_c}{V_T^2} v_{in}^2 + \frac{1}{6} \frac{I_c}{V_T^3} v_{in}^3 \dots$$

If $v_{in} \ll V_T$ Then Higher Order terms are negligible

$$\therefore i_c = \frac{I_c}{V_T} \cdot v_{in} \quad \& \quad \text{then } g_m = \frac{i_c}{v_{in}} = \frac{I_c}{V_T} = \frac{2I_c}{kT}$$

Hence for Small Signal operation

$$v_{in} \ll 26 \text{ mV}$$



CDEEP
IIT Bombay


Course Name

Analog Circuits

Lecture No.

Instructor's Name

Prof. A. N. Chandorkar

BJT Model (cont.): CapacitanceCDEEP
IIT Bombay

If a small signal voltage v_{in} is applied over dc value V_{BE} , then we say

$$\Delta V_{BE} = v_{in} \quad \Delta Q_e = q_e$$

and $\Delta Q_b = q_b$


Then small signal (ac) capacitance across BE jn is given by

$$C_{be} = \frac{q_b}{v_{in}}$$

from Transistor theory, we know minority charge in Base is

$$Q_e = I_c \tau_B \quad \text{where } \tau_B \text{ is called Base Transit time}$$

$$\text{or } \Delta Q_e = \tau_B \Delta I_c \quad \text{From charge neutrality case } \Delta Q_e = \Delta Q_b$$




$$\therefore \Delta Q_b = \Delta I_c \tau_B$$

$$\therefore q_b = i_c \tau_B \quad (\text{small signal representation})$$

$$\text{Therefore } C_{be} = \frac{i_c \tau_B}{v_{in}} = \left(\frac{i_c}{v_{in}} \right) \tau_B = g_m \tau_B$$

$$C_{be} = C_{\pi}' = \frac{q I_c}{kT} \cdot \tau_B \quad \left(\tau_B = \frac{W_B^2}{2 D_n} \text{ for npn} \right)$$



At lower frequency $Z_{in} = \frac{1}{j\omega C_{be}}$ is large

as C_{be} is normally very small (\ll pf range)



\therefore At low frequency, this shunting capacitance can be neglected.

Input resistance

We have $I_c = \beta I_B$

or $I_B = \frac{1}{\beta} I_c$

or $\Delta I_B = \frac{d}{dI_c} \left(\frac{I_c}{\beta} \right) \Delta I_c$



CDEEP
IIT Bombay

We define ac β as $\beta_0 = \frac{\Delta I_c}{\Delta I_B} = \frac{i_c}{i_b} = \left[\frac{d}{dI_c} \left(\frac{I_c}{\beta} \right) \right]^{-1}$

β_0 is called Small Signal Current Gain

If β is constant, $\beta_0 = \beta_{DC}$ else β_0 is different from β .

Then, Input Resistance $r_{\pi} = \frac{v_{in}}{i_b} = \frac{v_{in}}{i_c} \cdot \beta_0 = \frac{\beta_0}{g_m}$

$\therefore \beta_0 = g_m r_{\pi}$

or $\frac{i_c}{i_b} = \left(\frac{kT}{qI_c} \right)^{-1} \cdot r_{\pi} = \frac{I_c}{I_B} \therefore r_{\pi} = \frac{kT}{qI_B}$


Output Resistance

We have found earlier


$$\Delta I_c = \frac{\Delta I_c}{\Delta V_{CE}} \Delta V_{CE}$$

$$\Rightarrow \frac{\Delta V_{CE}}{\Delta I_c} = \frac{V_A}{I_c}$$


$\frac{\Delta V_{CE}}{\Delta I_c}$ is slope of I_c - V_{CE} characteristics



\therefore Output Resistance $r_o = \frac{\Delta V_{CE}}{\Delta I_c} = \frac{V_{CE}}{i_c} = \frac{V_A}{I_c}$
 where V_A is Early Voltage



CDEEP
IIT Bombay



Slide No: 14

We define a parameter η is

$$\begin{aligned}\eta &= \frac{kT}{q} \cdot \frac{1}{V_A} \\ &= \frac{kT}{qI_C} \cdot \frac{I_C}{V_A} = \frac{1}{g_m} \cdot \frac{1}{r_o}\end{aligned}$$

$$\text{or } \boxed{g_m r_o = \frac{1}{\eta}}$$

Typically V_A varies between 50 to 100 Volts
Further at $T=300^\circ\text{K}$, $\eta \approx 2.6 \times 10^4$ for above $V_A=100\text{V}$
For operating current of $I_C = 1\text{mA}$, we get $r_o = \frac{100}{10^{-3}} = 100\text{k}\Omega$



CDEEP
IIT Bombay

Course Name:

Analog Circuits

Lecture No.

Instructor's Name:

Prof. A. N. Chandorkar

Slide No: 15

Base-Emitter J^n Capacitance C_{je}

As we did evaluation for C_{μ} , we do the same for C_{je} which is BE J^n capacitance

$$C_{je} = \frac{C_{je0}}{\left(1 - \frac{V_{BE}}{\phi_0}\right)^n} \quad \text{But this is not value which is valid.}$$


BE J^n is FB and hence this formulae is not correct

Typically we take

$$C_{je} = 2 \cdot C_{je0}$$

Then Input Capacitance

$$C_{\pi} = C_{be} + C_{je}$$



CDEEP
IIT Bombay



Course Name

Analog Circuits

Lecture No.

Instructor's Name

Prof. A. N. Chandorkar

Slide No: 16

Base-Collector J^n capacitance C_{μ}

$C_{\mu} \Rightarrow$ varies with variation in V_{CB}
as junction is in Reversed-Biased State.

We know RB J^n capacitance of a diode (with Step J^n)
is given by

$$C_j = \frac{C_{j0}}{\left(1 - \frac{V}{\phi_0}\right)^{1/2}}$$

($1/2$ may become $1/3$
for linearly graded
junction)

$$\phi_0 = \text{Built-in Potential} = \frac{kT}{q} \ln \frac{N_a N_d}{n_i^2}$$

Hence in Transistor

$$C_{\mu} = C_{\mu 0} / \left(1 - \frac{V_{CB}}{\phi_0}\right)^n \quad (n = 1/2 \text{ or } 1/3)$$



CDEEP
IIT Bombay

Course Name

Analog Circuits

Lecture No

Instructor's Name

Prof. A. N. Chandorkar

Collector - Base resistance r_{μ}

As V_{BE} gets modulated due to V_{in} , the Base-Collector junction bias too get modulated
That V_{CE} changes due to change in I_B


We define




$$r_{\mu} = \frac{\Delta V_{CE}}{\Delta I_B} = \frac{\Delta V_{CE}}{\Delta I_C} \cdot \frac{\Delta I_C}{\Delta I_B} = \frac{V_{CE}}{I_C} \cdot \frac{I_C}{I_B}$$


$$\therefore \boxed{r_{\mu} = r_o \cdot \beta_o}$$

Base and Collector regions.



CDEEP
IIT Bombay




Collector Substrate Capacitance C_{cs} 

Since in an IC, collector is a diffused region in substrate, one observes presence of a collector-substrate junction with capacitance

$$C'_{cs} = \frac{C_{cs0}}{\left(1 - \frac{V_{cs}}{\phi'_0}\right)^n}$$



Normally substrate is grounded. Hence C_{cs} is the collector capacitance between collector terminal & ground




Parasitic Resistances $r_{bb'}$, r_{es} & r_c 

CDEEP
IIT Bombay

1. $r_{bb'}$:- Base Resistance
2. r_{es} :- Emitter Region Resistance
3. r_c :- Collector Region Resistance.

Using these parameters we can now create the Small Signal Equivalent Circuit of a Bipolar Transistor.

Equivalent Circuit of BJT



CDEEP
IIT Bombay

