



# MOS Transistor - A Circuit View of a Device



CDEEP  
IIT Bombay

EE 618 L 4 / Slide 12

Case I :  $V_G = V_S = V_D = V_B = 0$  Volt.


We observe  $I_{DS} = 0$ . Which means

Transistor is 'OFF'

In Current Technology Node (Say less than 90 nm) too, This is valid as Ohms Law cannot be violated



Case 2.  $V_{GS} = 0$



$$V_S = 0$$


$$V_{GS} = V_{BS} = 0$$

But  $V_{DS} \Rightarrow$  Positive ( $> 0$ )


$I_{DS} = 0$  in Ideal Condition

as Both the Diodes Source/Bulk & Drain/Bulk are Reverse Biased

However in newer technologies due to reduced dimensions and increased doping in channel area, one observes  $I_{DS}$  is not negligible. Transistor is Partially 'ON' (Problem Case)



Case 3




$V_{gs}$  is finite

$$V_{ds} = 0, V_{bs} = 0$$

This is equivalent case of MOS capacitor

(i)  $V_{gs} < 0$  (-ve) Accumulation Mode



Gate gets -ve charge ( $-Q_m$ )

Due to Gauss's Law  
Semiconductor surface below the dielectric layer, must produce equivalent + charge  $Q_s$ , such


$$\text{that } Q_m + Q_s = 0$$

Assumption  $Q_{ox} = 0$

As  $Q_m = -ve$   
 $\therefore Q_s$  is positive

Holes accumulate near interface

(ii)  $V_{GS}$  Positive & Small.



Hence 'Gate' Plate gets a charge  $+Q_m$ .

By Gauss's Law


Now  $Q_s$  is -ve

In P-Semiconductor -ve  $Q_s$  can be obtained by holes getting depleted at the interface leaving -vely charged Depletion layer due to ionised Acceptors ( $-qN_a$ ). This mode is called Depletion Mode.



CDEEP  
IIT Bombay

EE 618 L 4 / Slide 4



CDEEP  
IIT Bombay

EE 618 L 4 / Slide 5

Additional -ve charge is provided by free electrons at the interface. This layer of free electrons (-ve charge) is opposite that of substrate giving +ve charges due to Holes. Hence this layer is called Inversion layer (n-layer),

$$V_{GS} = V_T = 2\phi_f - \frac{Q_s}{C_{ox}} = 2\phi_f + \frac{qN_a x_{dmax}}{C_{ox}}$$

Both terms on RHS are now positive

$\therefore V_T$  for n-channel device is positive

Two Assumptions were made here

(i)  $Q_{ox} = 0$

(ii)  $\phi_{ms} = \phi_m - \phi_s = 0$

If we take these into account

$$V_T = \phi_{ms} + 2\phi_f - \frac{Q_{ox}}{C_{ox}} - \frac{Q_s}{C_{ox}}$$

$$\psi_s + V_{ox} = V_{as}$$



$$D = \epsilon_s \epsilon_s$$

$$\epsilon_s \epsilon_s = \epsilon_{ox} \epsilon_{ox}$$

$$Q_s = -\epsilon_s \epsilon_s$$

$$Q_m + Q_s + Q_{ox} = 0$$

$$Q_m = -(Q_s + Q_{ox})$$


$$\epsilon_s \epsilon_s = \left( \frac{\epsilon_{ox}}{t_{ox}} \right) V_{ox}$$

$$-Q_s = C_{ox} V_{ox}$$

$$V_{ox} = -\frac{Q_s}{C_{ox}}$$


$$V_T = 2\phi_F - \frac{Q_s'}{C_{ox}} \Big|_{V_{as} = V_T} = 2\phi_F - \frac{-2N_A x_{dmox}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$$





CDEEP  
IIT Bombay

EE 618 L 4 / Slide 7




$$\frac{d\epsilon}{dx} = \frac{p}{F}$$

$$V_g = V_{ox} + \psi_s$$



$$\epsilon = -\frac{dV}{dx}$$

$$Q_n \propto e^{q\psi_s/kT}$$



CDEEP  
IIT Bombay

ciii)  $V_{GS}$  +ve and substantial



EE 618 L 4 / Slide 8

$V_{GS}$  +ve makes  $Q_m$  substantially larger +ve  
 However at a value of  $V_{GS} = V_T$ , the Depletion layer thickness  $x_d = \sqrt{\frac{2k_s \epsilon_0}{q N_a} \psi_s}$  becomes maximum

at  $\psi_s = 2\phi_F = \frac{2kT}{q} \ln \frac{N_a}{n_i}$  (2x Fermi Potential)


and Depletion Charge  $Q_B = -q N_a x_{dmax}$  constant

If  $V_{GS} \geq V_T$  then what is the source of -ve charge?





# Intrinsic MOS Capacitor MODEL IN TRANSISTOR





	Sub $V_T$	Linear	Saturated (Active)
$C_{gs}$	0	$\frac{1}{2} WL C_{ox}$	$\frac{2}{3} WL C_{ox}$
$C_{gd}$	0	$\frac{1}{2} WL C_{ox}$	0
$C_{gb} \left( \frac{1}{2} \frac{\epsilon_s W L}{x_d} + \frac{1}{WL C_{ox}} \right)$	0	0	0

$$C_{in} \approx C_{gs} + C_{gb} + C_{gd} \approx C_{ox} \text{ for all regions}$$

!!

# C-V characteristics



$C_{ox}$

$$C_{S_{min}} = \frac{\epsilon_s}{x_{dm_{max}}}$$

$$\epsilon_s = k_s \cdot \epsilon_0$$



CDEEP  
IIT Bombay

Assumption 2 :-

$$E(y) = \frac{V_{DS}}{L}$$

$v = \mu E(y)$  is always true.

In reality  $v \rightarrow v_{sat}$

Assumption 3 :-

The  $I_{DS}$  current is wholly due to channel charge.


→ Only Drift current occurs.

Though in very short channel devices in new structures Diffusion currents may be contributing??

Assumption 4 :- Even in Assumption 2, we have  $\mu$  constant?



CDEEP  
IIT Bombay



CDEEP  
IIT Bombay

EE 618 L 4 / Slide 12



Case 4 :-

$$V_{GS} > V_T$$

$$V_{SB} = 0$$

$$V_{DS} > 0$$

$$V_S = 0$$



Assumption 1 :- Gradual Channel Approximation

$$\epsilon(x) \gg \epsilon(y)$$

Channel charge is decided only by  $V_{GS}$

or to say Inversion charge  $Q_n(y) = C_{ox}(V_{GS} - V_T - V(y))$

And  $I_{DS} = Q_n v \cdot W$  ;  $v = \mu E(y)$

With these First Order Assumptions

$$I_{DS} = C_{ox} [V_{GS} - V_T - V(y)] \mu \mathcal{E}(y) \cdot W$$

as  $\mathcal{E}(y) = \frac{dV(y)}{dy}$

$$I_{DS} \cdot dy = W \mu C_{ox} [(V_{GS} - V_T) - V(y)] dV(y)$$

$$I_{DS} \int_0^L dy = W \mu C_{ox} \int_0^{V_{DS}} [(V_{GS} - V_T) - V(y)] dV(y)$$

$$\therefore I_{DS} = \frac{\mu C_{ox} (W/L)}{\beta} [(V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2]$$

$$\beta = \beta' \left(\frac{W}{L}\right)$$

→ see plot now?




CDEEP  
IIT Bombay

But that's not True as per Experiments.

So what happens at

$$V_{GS} - V_T = V_{DS}$$

$k$  beyond.




$$V_{GS} - V_{DS_{sat}} = V_T$$


$$V_G - V_S \geq V_T$$

Saturation?

$$+ q \cdot n \cdot v_d$$




CDEEP  
IIT Bombay



CDEEP  
IIT Bombay

EE 618 L 4 / Slide 15



$I_{DS}$  &  $V_{DS}$  relation is Parabolic

as 
$$\frac{\partial I_{DS}}{\partial V_{DS}} = \beta' \left( \frac{W}{L} \right) [(V_{GS} - V_T) - V_{DS}] = 0$$



$\therefore$  Max occurs at  $V_{DS} = V_{GS} - V_T$

# MOSFET I-V characteristics (Input)




CDEEP  
IIT Bombay

EE 618 L 4 / Slide 4






# MOS I-V characteristics (output)



CDEEP  
IIT Bombay

EE 618 L 4 / Slide 17



$$V_{OV} = V_{DS}$$

$$I_{DS} = \beta \left[ V_{OV} \cdot V_{OV} - \frac{1}{2} V_{OV}^2 \right]$$
$$= \frac{1}{2} \beta V_{OV}^2$$

## MOS Transistor Model for Circuits

$$I_{D_S} = \mu C_{ox} \left( \frac{W}{L} \right) \left\{ [V_{GS} - V_T] V_{DS} - \frac{1}{2} V_{DS}^2 \right\}$$

$$= \beta' \left( \frac{W}{L} \right) \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

$$= \beta \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

Define  $V_{GS} - V_T = V_{GT} = V_{Exc} = V_{OV}$

$$\boxed{V_{OV} > V_{DS}}$$


Then  $I_{D_S} = \beta \left[ V_{OV} \cdot V_{DS} - \frac{1}{2} V_{DS}^2 \right]$

→ Non-saturation Mode



CDEEP  
IIT Bombay

EE 618 L / Slide 18



(a) If  $V_{OV} > V_{DS}$

Channel exists throughout the Channel

Length  $L$ . Device is in Linear or


Non-Saturation Mode. Device is like



(b) If  $V_{OV} \leq V_{DS}$ , channel pinch-off occurs

Then

$$I_{DS} \approx \frac{1}{2} \beta [V_{OV}^2] \quad \text{— Saturation Mode}$$



In Saturation:

Slope in  $I_{DS} - V_{DS}$  characteristics means

$$I_{DS} \propto V_{DS}$$

$$I_{DS} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} [V_{OV}]^2 (1 + \lambda V_{DS})$$


where  $\lambda$  is saturation parameter and

is given by  $\lambda = \frac{\lambda'}{L}$

where  $\lambda' \equiv \sqrt{\frac{2}{q N_{\text{substrate}}}}$

$$\therefore \lambda \propto \frac{1}{L}$$

shorter channel length devices have larger  $\lambda$



CDEEP  
IIT Bombay



Hence Transistor is Modeled by Two Equations

$$I_{DS} = \mu_n C_{ox} \left( \frac{W}{L} \right) \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right] \quad - [A]$$

$$= \beta \left[ V_{OV} \cdot V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

when  $V_{GS} - V_T > V_{DS}$

i.e. Device is in Non Saturation Mode

~~And~~ clearly if  $V_{DS}$  is small  $I_{DS} \propto V_{DS}$  i.e. Linear Mode

$$\text{or } \frac{\partial V_{DS}}{\partial I_{DS}} = \frac{1}{\beta (V_{GS} - V_T)} \Rightarrow \text{Resistive Behaviour}$$


which mean for different values of  $V_{GS}$

$$R_{on} = \frac{\partial V_{DS}}{\partial I_{DS}} \text{ varies inversely as } V_{GS} \text{ increases.}$$

Equivalent Circuit



Non linear Resistor




In Saturation, with  $\lambda$  smaller

$$I_{Ds} = \frac{1}{2} \beta V_{ov}^2$$

$\neq f(V_{Ds}) \therefore$  Device acts as

Constant current source which Voltage controlled source,  
called VCCS



An Amplifier (Voltage Amplifier here) can be  
represented as



$$\text{Gain} = \frac{\Delta V_{out}}{\Delta V_{in}}$$