

# Semiconductor Manufacturing ISSUES



CDEEP  
IIT Bombay

EE 669 L 5 / Slide \_\_\_\_\_



CDEEP  
IIT Bombay

EE 669 L 5 / Slide \_\_\_\_\_

Semiconductor Manufacturing is constrained by Requirement of Very Very Clean environment during processes. The place where such 'clean' or rather 'Super Clean' environment is created is called "CLEAN-ROOM".

All IC manufacturing companies have Three Step approach to control of Contaminants.

1. CLEAN-ROOM. [OF Desired "Class"]
2. Wafer. Cleaning
3. Gettering

contaminants may be classified as

1. Particles
- 2 Surface contaminants
- 3 Molecular contaminants

### 1 Particle contamination

(a) Major source are the people working in IC Labs.

(a.i) Skin perspiration (a.ii) Hair (a.iii) Clothing Lints

(b) Bare wood, cardboard products; Including Paper could be Source of Particles

(c) Any machine which produces 'sawing' or Sanding or Drilling.



CDEEP  
IIT Bombay

## 2. Surface Contaminants

(a) fingers' tips :- Oil and Grease

(b) Oil on body, Hair

(c) Face-Cream , Wax

(d) Polish

(e) Face powder

## 3. Molecular Contaminants

(a) Out gassing      (b) Oil vapours      (c) Paints, Glues & Epoxies

(d) Aromatics      (e) Alcohol



CDEEP  
IIT Bombay

EE 669 L 5 / Slide \_\_\_\_\_

#### 4. Inorganic & Organic Contamination due to equipments and Reagents in Lab.

(a) Heavy Metals - Stainless ~~Steel~~ Steel Pipes, Furnace front ends, other metallic impurities from Reagents

(b) From Water, Human perspiration and air, one gets Alkali ions who occupy Silicon surface.  $\text{Na}^+$  and  $\text{K}^+$  are likely alkali ions in the lab.



CDEEP  
IIT Bombay

EE 669 L 5 / Slide


# [A] Effect of Contaminants



CDEEP  
IIT Bombay

EE 669 L 5 / Slide \_\_\_\_\_


## Effect of Particles on Masks



23




## Effect of Particle Contamination



24

## [B] DRAM performance under contaminant environment



DRAM performance

:- Refresh time

Access time

During Refresh cycle, the generation of ~~electron~~ electrons are needed in the MOS capacitor

For larger time elapse between Refresh Cycles, we need Generation time  $\tau_G$  be High.

Further loss of DRAM charge is essentially due to Leakage currents. Leakage occurs due to Recombination



CDEEP  
IIT Bombay

EE 669 L 5 / Slide \_\_\_\_\_

The SRH mechanism is dominated due to Presence of Traps in Silicon. We know

$$\tau_R = \tau_G = \frac{1}{\sigma v_{th} \cdot N_t}$$

$E_c$  \_\_\_\_\_  
 \_\_\_\_\_  $E_t$   
 \_\_\_\_\_  $E_v$

where  $N_t$  is Trap Density

for  $\tau_R = \tau_G \geq 100 \mu s \sim 1$  (or even higher) msec

Min  $\tau_R = \tau_G$  as per SIA standards should be  $\geq 25 \mu sec$

For  $v_{th} = 10^7$  cm/sec in Silicon, with Capture Cross section  $\sigma$  of the order of  $10^{-15}$ , the Trap density  $N_t$  be  $\approx 10^{12}/cc$ .

(0.02 ppb). Typical traps availability are due to

$Na^+$ ,  $K^+$ , Au and Fe as well as Cu. First two  $Na^+$  &  $K^+$  are mobile ions on the surface



CDEEP  
IIT Bombay

EE 669 L 5 / Slide \_\_\_\_\_



[C] Alkali ions (Mobile Ions) can get incorporated in Gate-Oxide of MOS structure. This may give variable  $V_T$



$$V_{T_{n/p}} = \pm \phi_{ms} \pm 2\phi_F - \frac{Q_B + Q_{ox} + Q_M + Q_{it}}{C_{ox}} \quad \begin{matrix} + \\ m \end{matrix} \left| \begin{matrix} + \\ Na^+ \end{matrix} \right| \begin{matrix} \\ Si \end{matrix} \rightarrow$$

$Q_M$  is Mobile Ion (like  $Na^+$ ) density in  $col./cm^2$

Clearly if  $Q_M$  varies due to mobile ion movement, then  $V_T$  also varies proportionately.

PBTI and NBTI are known worries in MOS Flash ROMs.



## space Allocation in Clean area

1. Lithography : 25 %
2. Diffusion & LPCVD : 20 %
3. Ion Implantation : 10 %
4. Thin Film Deposition : 20 %
5. Dry Etching : 15 %
6. Wet-Cleaning areas : 10 %



CDEEP  
IIT Bombay

EE 669 L 5 / Slide