

Quiz Cum Test - II

30th October 2014

Time: 8.45 PM to 10.00 PM

Venue: GG 001 and GG 002

Course: "After Mid. Sem till 29th October

"NO" SHEET · during Exam

L-28 slides

Slide: 01


Polysilicon Gate Realization



CDEEP
IIT Bombay


EE 669 L 22 / Slide 16

Gate Stack Formation



• Etch back thin oxide and grow clean gate oxide ~ 5 nm, which can be grown at 800°C in ~ 1 hr.

Nitrided oxides are typical today, and alternative high-K dielectrics are also being considered for sub 90 nm, Node



• LPCVD polysilicon gate deposition (~0.1 microns). Either masked or unmasked polysilicon doping implant is then performed (target dose such that final average poly doping is $> 10^{20} \text{ cm}^{-3}$).

$$R_s \approx 10 - 20 \text{ ohm}/\square$$

Dry Oxidation


Doping of Poly.
1 In Situ during Poly deposition
2 Solid State Diff.
3. Implant

Gate Delineation



CDEEP
IIT Bombay

EE 669 L 22 / Slide 17



• **Gate etch:** Mask #6 is used to protect the MOS gates. The polysilicon is plasma etched using an anisotropic etch which stops on the underlying oxide.

Process option: **gate re-oxidation** (to improve reliability in very thin gate oxide devices). Must be done carefully to avoid formation of non-uniform gate oxide thickness:






K. Rim, Ph.D. thesis,
Stanford Univ.



CDEEP
IIT Bombay

EE 669 L ____ / Slide ____




RAG \Rightarrow Trans.

S/D Extensions for SCE reduction




CDEEP
IIT Bombay

EE 669 L 22 / Slide 18




- **NMOS S/D Extension formation:** Original concept was Lightly Doped Drain (LDD) to help deal with hot electron effects. Today, the S/D extension serves to mitigate short channel effects. Mask #7 protects the PMOS devices. An As⁺ implant forms the LDD regions in the NMOS devices.


- **PMOS S/D Extension formation:** Mask #8 protects the PMOS devices. A B⁺ implant forms the LDD or extension regions.




CMOS Fabrication



- 4 Gate formation:
- Clean silicon surface
 - grow gate oxide
 - deposit poly-Si gate electrode.



- 5 Mask #4: Gate definition
- etch poly-Si
 - etch oxide
 - grow masking oxide.



- 6 Mask #5: N+ source / drain extension (SDE) and p-halo:
- As SDE implant
 - B/BF2 halo implant
 - clean.


Halo

CMOS Fabrication




CDEEP
IIT Bombay

EE 669 L 23 / Slide 7




7 Mask #6 - P+ S/D and n-halo:
- B/BF₂/S/D implant
- As/S/D halo implant
- clean

P⁺ implant for S/D Extension
n - halo implant



8 Deep s/d (DSD) formation:
- spacer deposition and etch
- Mask #7 - N+ DSD
 • As implant
- Mask #8 - P+ DSD
 • B/BF₂ implant
- dopant activation (RTA)




9 Interconnection:
- Mask #9- contact opening
- Mask #10: define metal



CDEEP
IIT Bombay



EE 669 L 23 / Slide 8



Sidewall Spacer creation




CDEEP
IIT Bombay



• Sidewall spacer formation (oxide):


A conformal layer of SiO₂ is deposited (typically ~ 0.1 to 0.25 microns thick) LPCVD Process.

EE 669 L 22 / Slide 19(9)



• Sidewall formation:

Anisotropic etching leaves behind "sidewall spacers" along the sides of the polysilicon gates.




Deep Source & Drain Formation



CDEEP
IIT Bombay


EE 669 L 23 / Slide 10



Source & Drain Contact windows




CDEEP
IIT Bombay



- **Final anneal:** High temperature drive-in activates the implanted dopants and diffuses junctions to their final depths. Typical conditions: 30 min. @ 900C or 1 min. RTA at 1000C.

EE 669 L 23 / Slide 11



- **Contact formation:** Unmasked oxide etch (HF dip) opens regions where contacts will be made to the Si and polysilicon.