Lectures in this course:28
1 - Introduction to Digital Computer Organization (47:50)
2 - CPU Design-I (47:47)
3 - CPU Design-II (46:36)
4 - CPU Design Tirning and Control (58:05)
5 - Micro programmed Control-I (54:31)
6 - Micro programmed Control-II (49:35)
7 - Pipeline Concept-I (45:39)
8 - Pipeline Concept-II (49:20)
9 - Pipeline Concept-III (33:36)
10 - Pipeline CPU-I (46:13)
11 - Pipeline CPU-II (41:14)
12 - Pipeline CPU-III (33:53)
13 - Memory Organization-I (47:22)
14 - Memory Organization-II (41:24)
15 - Memory Organization-III (43:19)
16 - Memory Organization-IV (45:57)
17 - Memory Organization-V (41:43)
18 - Cache Memory Architecture (48:58)
19 - Cache Memory Architecture RAM Architecture (47:45)
20 - RAM Architecture (36:59)
21 - DAM Architecture-1 (44:28)
22 - DAM Architecture Buffer Cache (45:27)
23 - Buffer Cache (47:08)
24 - Secondary Storage Organization-I (47:18)
25 - Secondary Storage Organization-II (41:18)
26 - Secondary Storage Organization-III (29:02)
27 - I/O Subsystem Organization (45:51)
28 - Error Detection and Correction (39:45)

Important: Please enable javascript in your browser and download Adobe Flash player to view this site
Site Maintained by Web Studio, IIT Madras. Contact Webmaster: nptel@iitm.ac.in