When , , and are both 1. Therefore, it is an undefined condition. This can be eliminated by proper feedback.
for the above circuit, the truth table is
The problem with the circuit shown above is that when clock =1, the feedback will cause oscillatinons and when clock goes zero, the predicting the ouput state is difficult. On the other hand, master slave configuration does not allow oscillation.